

**Managing Editor Board**

- ❖ Dr. B. D. Venkataamana Reddy  
Dept.of ECE, MITS, A.P, India
- ❖ Dr. Mohsin khan  
Rural Education and Development Foundation, Pakistan
- ❖ Dr. S.Sasikumar  
ANNA university, India
- ❖ Dr. P. Karthigaikumar  
Karunya University, India
- ❖ Dr. Rania Ahmed  
jazan university, Egypt
- ❖ Dr. Roukhe Hassane  
Ismac, Malaysia
- ❖ Dr. Aleksandr Cariow  
West Pomeranian University of Technology, Szczecin, Poland
- ❖ Dr. Swapnadip De  
Jadavpur University, India

**Contact Us**

Website URL : [www.iosrjournals.org](http://www.iosrjournals.org)  
Email : Support@iosrmail.org



**Qatar Office:**  
IOSR Journals  
Salwa Road  
Near to KFC and Aziz  
Petrol Station,  
DOHA, Qatar

**India Office:**  
EHTP, National Highway  
8, Block A, Sector 34,  
Gurugram, Haryana  
122001

**Australia Office:**  
43, Ring Road,  
Richmond Vic 3121  
Australia

**New York Office:**  
8th floor, Straight hub,  
NS Road, New York,  
NY 10003-9595



## **IOSR Journals**

International Organization  
of Scientific Research

e-ISSN : 2319 – 4200

Volume : 8 Issue : 6

p-ISSN : 2319 – 4197

**IOSR JVSP**

### **Contents :**

Enhancement of the Performance Characteristics of CIC <i>Nkwachukwu Chukwuchekwa, Bukola Akinwole, James Onojo</i>	01-09
Diabetic Retinopathy: Lakatosian Analysis from the Perspective of Medical Bioengineering <i>Jessica Arellano-Mendoza, Beatriz Elina Martínez-Carrillo, Nadia Elizabeth Flores-Jiménez, Circe Minerva Gómez-Glockner, Arturo G. Rillo</i>	10-27
A Novel High Speed FIR Filter with Reconfigurable Architecture to Surpass Filter Performance for Dynamic Power Utilization <i>Drs.Aruna, S. Hari Haran, Dr.K.Srinivasa naik</i>	28-33
Implementation of Modular Reduction and Modular Multiplication Algorithms <i>Mishal Jasmine Ferrao, Mr. Kiran Kumar. V. G, Mrs. Megha N</i>	34-38
Educational Introduction to CMOS Circuit Design with Texas Instrument ANalyzer (TINA). Applications in Design of Digital CMOS Gates <i>George P. Patsis</i>	39-48
Performance Analysis of FINFET Based 16:4 Encoder and 4:16 Decoder-A Design Perspective <i>Sujata. A.A, Dr. Lalitha. Y.S</i>	49-55
Design and Optimization of Low Power VLSI Circuits for Leakage Power Reduction Using GSA <i>P. Indira, Dr. Ved Vyas Dwivedi, Dr. M. Kamaraju</i>	56-66
Design and Implementation of Parking Space Detection System using Spartan FPGA <i>Natasha Soude, Dr.P.A.Harsha Vardhini, T.Rajeshwari</i>	67-70